收藏本站
REV. B
–4–
AD1837
TIMING SPECIFICATIONS
Parameter
Min
Max
Unit
Comments
MASTER CLOCK AND RESET
t
MH
t
ML
t
PDR
SPI PORT
t
CCH
t
CCL
t
CCP
t
CDS
t
CDH
t
CLS
t
CLH
t
COE
t
COD
t
COTS
DAC SERIAL PORT
Normal Mode (Slave)
t
DBH
t
DBL
f
DB
t
DLS
t
DLH
t
DDS
t
DDH
Packed 256 Modes (Slave)
t
DBH
t
DBL
f
DB
t
DLS
t
DLH
t
DDS
t
DDH
ADC SERIAL PORT
Normal Mode (Master)
t
ABD
t
ALD
t
ABDD
Normal Mode (Slave)
t
ABH
t
ABL
f
AB
t
ALS
t
ALH
Packed 256 Mode (Master)
t
PABD
t
PALD
t
PABDD
MCLK High
MCLK Low
PD
/
RST
Low
15
15
20
ns
ns
ns
CCLK High
CCLK Low
CCLK Period
CDATA Setup
CDATA Hold
CLATCH Setup
CLATCH Hold
COUT Enable
COUT Delay
COUT Three-State
40
40
80
10
10
10
10
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
To CCLK Rising
From CCLK Rising
To CCLK Rising
From CCLK Rising
From CLATCH Falling
From CCLK Falling
From CLATCH Rising
15
20
25
DBCLK High
DBCLK Low
DBCLK Frequency
DLRCLK Setup
DLRCLK Hold
DSDATA Setup
DSDATA Hold
60
60
64 f
S
10
10
10
10
ns
ns
ns
ns
ns
ns
To DBCLK Rising
From DBCLK Rising
To DBCLK Rising
From DBCLK Rising
DBCLK High
DBCLK Low
DBCLK Frequency
DLRCLK Setup
DLRCLK Hold
DSDATA Setup
DSDATA Hold
15
15
256 f
S
10
5
10
10
ns
ns
ns
ns
ns
ns
To DBCLK Rising
From DBCLK Rising
To DBCLK Rising
From DBCLK Rising
ABCLK Delay
ALRCLK Delay Low
ASDATA Delay
25
5
10
ns
ns
ns
From MCLK Rising Edge
From ABCLK Falling Edge
From ABCLK Falling Edge
ABCLK High
ABCLK Low
ABCLK Frequency
ALRCLK Setup
ALRCLK Hold
60
60
64 f
S
5
15
ns
ns
ns
ns
To ABCLK Rising
From ABCLK Rising
ABCLK Delay
LRCLK Delay
ASDATA Delay
20
5
10
ns
ns
ns
From MCLK Rising Edge
From ABCLK Falling Edge
From ABCLK Falling Edge
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EVAL-AD1837AEB 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
EVAL-AD1838AEB 2 ADC, 6 DAC, 96KHZ 24 BIT CODEC
EVAL-AD1852EB 24-Bit Stereo DAC Evaluation Board
EVAL-AD1870EB Single-Supply 16-Bit Stereo ADC
EVAL-AD1896EB Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free ftBGA; Pins: 256; Temperature: AUTO; LUTs (k): 8
EVAL-AD1928EBZ 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
EVAL-AD1928EB 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
EVAL-AD1938EB 4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
相关代理商/技术参数
EVAL-AD1838AEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1838EB 制造商:Analog Devices 功能描述:Evaluation Board For 2 ADC, 8DAC 96 KHz, 24-Bit Sigma Delta Codec 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1839AEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1839EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1852EB 制造商:Analog Devices 功能描述:Evaluation Kit For 24Bit Stereo DAC Evaluation Board 制造商:Analog Devices 功能描述:STEREO,192KHZ VLTG OUTPUT SGMA DELTA DAC - Bulk
EVAL-AD1852EBZ 制造商:AD 制造商全称:Analog Devices 功能描述:Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
EVAL-AD1853EB 制造商:Analog Devices 功能描述:EVALBRD 192KHZ MULTIBIT SIGMA DELTA DAC - Bulk
EVAL-AD1854EB 制造商:Analog Devices 功能描述:Evaluation Board For AD1854 Stereo, 96 KHZ, Multibit Segma-Delta DAC 制造商:Analog Devices 功能描述:EVALBOARD 96KHZ MULTIBIT SIGMA DELTA DAC - Bulk